Difference between revisions of "ICP Etching Recipes"

From UCSB Nanofab Wiki
Jump to navigation Jump to search
(→‎ICP Etch 1 (Panasonic E626I): add SiO2 test data)
(→‎InP Ridge Etch (Oxford ICP Etcher): links to PDFs of etch characterizations)
(64 intermediate revisions by 4 users not shown)
Line 2: Line 2:
  
 
=[[DSEIII_(PlasmaTherm/Deep_Silicon_Etcher)]]=
 
=[[DSEIII_(PlasmaTherm/Deep_Silicon_Etcher)]]=
 +
 +
==Edge-Bead Removal==
 +
Make sure to remove photoresist from edges of wafer, or PR may stick to the top-side wafer clamp and destroy your wafer during unload!
 +
 +
*[[ASML DUV: Edge Bead Removal via Photolithography|Edge Bead Removal via Photolithography]]: use a custom metal mask to pattern the photoresist with a flood exposure.
 +
**If you are etching fully through a wafer, remember that removal of edge-bead will cause full etching in the exposed areas. To prevent a wafer from falling into the machine after the etch, you can [[Packaging Recipes#Wafer Bonder .28Logitech WBS7.29|mount to a carrier wafer using wax]].
 +
 
==High Rate Bosch Etch (DSEIII)==
 
==High Rate Bosch Etch (DSEIII)==
*[[media:10-Si Etch Bosch DSEIII.pdf|Bosch Process]]
+
 
 +
*[//wiki.nanotech.ucsb.edu/wiki/images/4/4a/10-Si_Etch_Bosch_DSEIII.pdf Bosch Process Recipe and Characterization] - Standard recipe on the tool.
 +
**Recipe Name: "'''''Plasma-Therm Standard DSE'''''" (''Production'' - copy to your ''Personal'' category)
 +
**Standard [https://en.wikipedia.org/wiki/Deep_reactive-ion_etching#Bosch_process Bosch Process] for high aspect-ratio, high-selectivity Silicon etching.
 +
**Cycles between polymer deposition "Dep" / Polymer etch "Etch A" / Si etch "Etch B" steps. Step Times gives fine control.
 +
***To reduce roughening/grassing (black silicon), reduce Dep step time by ~20%.
 +
**Patterns with different etched areas will have different "optimal" parameters.
 +
**Approx Selectivity to Photoresist: 60-80 or better.  Larger open area, lower selectivity and lower etch rate.
 +
 
 
==Single-Step Low Etch Rate Smooth Sidewall Process (DSEIII)==
 
==Single-Step Low Etch Rate Smooth Sidewall Process (DSEIII)==
*[[media:10-Si Etch Single Step Smooth Sidewall DSEIII.pdf|Single Step Process]]
+
 
 +
*[//wiki.nanotech.ucsb.edu/wiki/images/8/8f/10-Si_Etch_Single_Step_Smooth_Sidewall_DSEIII.pdf Single Step Silicon Etch Recipe and Characterization]
 +
**Recipe Name: "'''''Nano Trench Etch'''''" (''Production'' - copy to your ''Personal'' category)
 +
**Used instead of Bosch Process, to avoid scalloping on the sidewall.
 +
**Lower selectivity, lower etch rate, smoother sidewalls.
  
 
=[[Fluorine ICP Etcher (PlasmaTherm/SLR Fluorine ICP)|PlasmaTherm/SLR Fluorine Etcher]]=
 
=[[Fluorine ICP Etcher (PlasmaTherm/SLR Fluorine ICP)|PlasmaTherm/SLR Fluorine Etcher]]=
==Si Single-Step Etching==
+
==Si Etching (Fluorine ICP Etcher)==
* Recipes available, to be characterized/added.
+
 
==SiO2 Etching==
+
*[//wiki.nanotech.ucsb.edu/wiki/images/b/b8/SLR_-_SiVertHF.pdf SiVertHF] - Si Vertical Etch using C<sub>4</sub>F<sub>8</sub>/SF<sub>6</sub>/CF<sub>4</sub> and resist mask
* Recipes available, to be characterized/added.
+
**Etch Rates: Si ≈ 300-350 nm/min; SiO<sub>2</sub> ≈ 30-35 nm/min
 +
**89-90 degree etch angle, ie, vertical.
 +
**Due to high selectivity against SiO2, it may be necessary to run a ~10sec 50W SiO<sub>2</sub> etch (below) to remove native oxide on Si. This can be performed ''in situ'' before the Si etch.
 +
 
 +
==SiO2 Etching (Fluorine ICP Etcher)==
 +
 
 +
*[//wiki.nanotech.ucsb.edu/w/images/f/f6/SiO2_Etch%2C_Ru_HardMask_-_Fluorine_ICP_Etch_Process_-_Ning_Cao_2019-06.pdf SiO2 Etching using Ruthenium Hardmask] - Full Process Traveler
 +
**''Ning Cao & Bill Mitchell, 2019-06''
 +
**''High-selectivity and deep etching using sputtered Ru hardmask and I-Line litho.''
 +
**''Chemistry: CHF3/CF4''
 +
**''Variations in SiO<sub>2</sub> etch Bias Power: 50 / 200 / 400W bias.''
 +
**Ru etch selectivity to PR: 0.18 (less than 1): 150nm Ru / 800nm PR
 +
**200W Bias:
 +
***SiO<sub>2</sub> selectivity to Ru: 38
 +
***SiO<sub>2</sub> etch rate: 471nm/min
 +
**50W Bias:
 +
***Higher selectivity to photoresist: TBD
 +
***SiO<sub>2</sub> selectivity to Ru: 36
 +
***SiO<sub>2</sub> etch rate: 263nm/min
 +
**This etch is detailed in the following article: [[Template:Publications#Highly Selective and Vertical Etch of Silicon Dioxide using Ruthenium Films as an Etch Mask|W.J. Mitchell ''et al.'', JVST-A, May 2021]]
 +
 
 +
==Photoresist & ARC (Fluorine ICP Etcher)==
 +
Chain multiple Recipes in a Flow, to allow you to to do ''in situ'' BARC etching, and follow up with ''in situ'' Photoresist Strip.
 +
 
 +
===PR/BARC Etch (Fluorine ICP Etcher)===
 +
 
 +
*Etching [[Stepper Recipes#DUV-42P|DUV42P-6]] Bottom Anti-Reflection Coating
 +
**~60nm thick (2500krpm)
 +
**O2=20sccm / 10mT / RF1(bias)=100W / RF2(icp)=0W
 +
**1min
 +
 
 +
===Photoresist Strip/Polymer Removal (Fluorine ICP Etcher)===
 +
 
 +
**O2=100sccm / 5mT / RF1(bias)=10W / RF2(icp)=825W
 +
**Use laser monitor to check for complete removal, overetch to remove Fluorocarbon polymers.
 +
 
 +
==Historical Data (Fluorine ICP Etcher)==
 +
 
 +
===SiO2 Etch Historical Data===
 +
 
 +
*[[Test Data of Etching SiO2 with CHF3/CF4-Fluorine ICP Etcher|Test Data of Etching SiO<sub>2</sub> with CHF3/CF4-Fluorine ICP Etcher]]
 +
 
 +
==Cleaning Procedures (Fluorine ICP Etcher)==
 +
''To Be Added''
  
 
=[[ICP Etch 1 (Panasonic E626I)]]=
 
=[[ICP Etch 1 (Panasonic E626I)]]=
 
==SiO<sub>2</sub> Etching (Panasonic 1)==
 
==SiO<sub>2</sub> Etching (Panasonic 1)==
*[[media:Panasonic1-SiO-Etch.pdf|SiO<sub>2</sub> Vertical Etch Recipe Parameters - CHF<sub>3</sub> "SiOVert"]]
+
 
 +
===Recipes===
 +
 
 +
*[//wiki.nanotech.ucsb.edu/wiki/images/3/3e/Panasonic1-SiO-Etch.pdf SiO<sub>2</sub> Vertical Etch Recipe Parameters - CHF<sub>3</sub> "SiOVert"]
 
**Etch rate ≈ 2300Å/min (users must calibrate)
 
**Etch rate ≈ 2300Å/min (users must calibrate)
 
**Selectivity (SiO2:Photoresist) ≈ greater than 1:1 (users must calibrate)
 
**Selectivity (SiO2:Photoresist) ≈ greater than 1:1 (users must calibrate)
*[[media:Panasonic1-SiO2-Data-Process-Variation-CHF3-revA.pdf|SiO<sub>2</sub> CHF<sub>3</sub> Etch Variations]]
+
 
*CF4/CHF4/O2 "NanoEtch" (TBA)
+
===Historical Data (SiO2, Panasonic 1)===
*[[Test Data of SiO2 Etch with CHF3/CF4/O2]]
+
 
*Test Data of SiO2 Etch with CHF3/CF4
+
*[[Test Data of etching SiO2 with CHF3/CF4/O2 (using this recipe only for Florine etch of the underneath layer)|Test Data of etching SiO2 with CHF3/CF4/O2]]
 +
*[[Test Data of etching SiO2 with CHF3/CF4-ICP1|Test Data of etching SiO2 with CHF3/CF4]]
 +
 
 +
===Recipe Variations===
 +
''Use these to determine how each etch parameter affects the process.''
 +
 
 +
*[//wiki.nanotech.ucsb.edu/wiki/images/5/5e/Panasonic1-SiO2-Data-Process-Variation-CHF3-revA.pdf SiO<sub>2</sub> CHF<sub>3</sub> Etch Variations] - CHF3 with varying Bias and Pressure, Slanted SiO2 etching
  
 
==SiN<sub>x</sub> Etching (Panasonic 1)==
 
==SiN<sub>x</sub> Etching (Panasonic 1)==
*[[media:Panasonic1-SiN-Etch-Plasma-CF4-O2-ICP-revA.pdf|SiN<sub>x</sub> Etch Rates and Variations - CF<sub>4</sub>-O<sub>2</sub>]]
+
 
 +
*[//wiki.nanotech.ucsb.edu/wiki/images/c/ce/Panasonic1-SiN-Etch-Plasma-CF4-O2-ICP-revA.pdf SiN<sub>x</sub> Etch Rates and Variations - CF<sub>4</sub>-O<sub>2</sub>]
  
 
==Al Etch (Panasonic 1)==
 
==Al Etch (Panasonic 1)==
*[[media:Panasonic-1-Al-Etch-RevA.pdf|Al Etch Recipes - Cl<sub>2</sub>BCl<sub>3</sub>]]
+
 
*[[media:32-Reducing AlCl3 Corrosion with CHF3 plasma.pdf|AlCl<sub>3</sub> Erosion Issue and the Solution]]
+
*[https://wiki.nanotech.ucsb.edu/wiki/images/3/3b/Panasonic-1-Al-Etch-RevA.pdf Al Etch Recipes - Cl<sub>2</sub>BCl<sub>3</sub>]
 +
*[https://wiki.nanotech.ucsb.edu/wiki/images/6/60/32-Reducing_AlCl3_Corrosion_with_CHF3_plasma.pdf AlCl<sub>3</sub> Erosion Issue and the Solution]
  
 
==Cr Etch (Panasonic 1)==
 
==Cr Etch (Panasonic 1)==
*[[media:Panasonic-1-Cr-Etch-revA.pdf|Cr Etch Recipes - Cl<sub>2</sub>O<sub>2</sub>]]
+
 
 +
*[//wiki.nanotech.ucsb.edu/wiki/images/8/88/Panasonic-1-Cr-Etch-revA.pdf Cr Etch Recipes - Cl<sub>2</sub>O<sub>2</sub>]
 +
 
 +
==Ta Etch (Panasonic 1)==
 +
 
 +
*[//wiki.nanotech.ucsb.edu/wiki/images/f/f2/104_Ta_Etch.pdf Ta Etch Recipe] - Cl2/BCl3
  
 
==Ti Etch (Panasonic 1)==
 
==Ti Etch (Panasonic 1)==
*[[media:Panasonic-1-Ti-Etch-Deep-RevA.pdf|Ti Deep Etch Recipes - Cl<sub>2</sub>Ar]]
+
 
 +
*[//wiki.nanotech.ucsb.edu/wiki/images/4/47/Panasonic-1-Ti-Etch-Deep-RevA.pdf Ti Deep Etch Recipes - Cl<sub>2</sub>Ar]
 
**See [[doi:10.1149/1.2006647|E. Parker, ''et. al.'' Jnl. Electrochem. Soc., 152 (10) C675-C683 2005]].
 
**See [[doi:10.1149/1.2006647|E. Parker, ''et. al.'' Jnl. Electrochem. Soc., 152 (10) C675-C683 2005]].
  
 
==W-TiW Etch (Panasonic 1)==
 
==W-TiW Etch (Panasonic 1)==
*[[media:Panasonic1-TiW-W-Etch-Plasma-RIE-RevA.pdf|Ti-TiW Etch Recipes - SF<sub>6</sub>Ar]]
+
 
 +
*[//wiki.nanotech.ucsb.edu/wiki/images/7/76/Panasonic1-TiW-W-Etch-Plasma-RIE-RevA.pdf Ti-TiW Etch Recipes - SF<sub>6</sub>Ar]
  
 
==GaAs-AlGaAs Etch (Panasonic 1)==
 
==GaAs-AlGaAs Etch (Panasonic 1)==
*[[media:Panasonic1-GaAs-PhotonicCrystal-RIE-Plasma-Nanoscale-Etch-RevA.pdf|GaAs-Nanoscale Etch Recipe - PR mask - Cl<sub>2</sub>-BCl<sub>3</sub>-Ar]]
+
 
*[[media:12-Plasma Etching of AlGaAs-Panasonic ICP-1-Etcher.pdf|AlGaAs Etch Recipes - Cl<sub>2</sub>N<sub>2</sub>]]
+
*[//wiki.nanotech.ucsb.edu/wiki/images/b/bb/Panasonic1-GaAs-PhotonicCrystal-RIE-Plasma-Nanoscale-Etch-RevA.pdf GaAs-Nanoscale Etch Recipe - PR mask - Cl<sub>2</sub>-BCl<sub>3</sub>-Ar]
*[[media:Panasonic1-GaAs-Via-Etch-Plasma-RIE-Fast-DRIE-RevA.pdf|GaAs DRIE via Etch Recipes - Cl<sub>2</sub>-BCl<sub>3</sub>-Ar PR passivation]]
+
*[//wiki.nanotech.ucsb.edu/wiki/images/2/26/12-Plasma_Etching_of_AlGaAs-Panasonic_ICP-1-Etcher.pdf AlGaAs Etch Recipes - Cl<sub>2</sub>N<sub>2</sub>]
 +
*[//wiki.nanotech.ucsb.edu/wiki/images/0/04/Panasonic1-GaAs-Via-Etch-Plasma-RIE-Fast-DRIE-RevA.pdf GaAs DRIE via Etch Recipes - Cl<sub>2</sub>-BCl<sub>3</sub>-Ar PR passivation]
  
 
==GaN Etch (Panasonic 1)==
 
==GaN Etch (Panasonic 1)==
*[[media:07-GaN Etch-Panasonic-ICP-1.pdf|GaN Etch Recipes Cl<sub>2</sub>N<sub>2</sub>]]
 
*[[media:Panasonic1-GaN-AlGaN-Selective-Etch-Plasma-RIE-ICP-RevA.pdf|GaN Selective Etch over AlGaN Recipes BCl<sub>3</sub>-SF<sub>6</sub>]]
 
  
== Photoresist and ARC Etching ==
+
*[//wiki.nanotech.ucsb.edu/wiki/images/d/d6/07-GaN_Etch-Panasonic-ICP-1.pdf GaN Etch Recipes Cl<sub>2</sub>N<sub>2</sub>]
[https://www.nanotech.ucsb.edu/wiki/index.php/ICP_Etching_Recipes#Photoresist_and_ARC_etching Please see the recipes for Panasonic ICP#2] - the same recipes apply.  
+
*[//wiki.nanotech.ucsb.edu/wiki/images/6/60/Panasonic1-GaN-AlGaN-Selective-Etch-Plasma-RIE-ICP-RevA.pdf GaN Selective Etch over AlGaN Recipes BCl<sub>3</sub>-SF<sub>6</sub>]
 +
 
 +
==Photoresist and ARC Etching (Panasonic 1)==
 +
[https://wiki.nanotech.ucsb.edu/w/index.php?title=ICP_Etching_Recipes#Photoresist_and_ARC_etching_.28Panasonic_2.29 Please see the recipes for Panasonic ICP#2] - the same recipes apply.  
  
 
Etching of DUV42P at standard spin/bake parameters also completes in 45 seconds.
 
Etching of DUV42P at standard spin/bake parameters also completes in 45 seconds.
  
 
==SiC Etch (Panasonic 1)==
 
==SiC Etch (Panasonic 1)==
*[[media:Panasonic 1-SiC-ICP-RIE-Etch-Plasma-SF6-RevA.pdf|SiC Etch Recipes Ni Mask - SF<sub>6</sub>]]
+
 
 +
*[//wiki.nanotech.ucsb.edu/wiki/images/d/d0/Panasonic_1-SiC-ICP-RIE-Etch-Plasma-SF6-RevA.pdf SiC Etch Recipes Ni Mask - SF<sub>6</sub>]
  
 
==Sapphire Etch (Panasonic 1)==
 
==Sapphire Etch (Panasonic 1)==
*[[media:Panasonic1-sapphire-etch-RIE-Plasma-BCl3-ICP-RevA.pdf|Sapphire Etch Recipes Ni and PR Mask - BCl<sub>3</sub>-Cl<sub>2</sub>]]
 
  
== Old Deleted Recipes ==
+
*[//wiki.nanotech.ucsb.edu/wiki/images/3/3a/Panasonic1-sapphire-etch-RIE-Plasma-BCl3-ICP-RevA.pdf Sapphire Etch Recipes Ni and PR Mask - BCl<sub>3</sub>-Cl<sub>2</sub>]
 +
 
 +
==Old Deleted Recipes==
 
Since there are a limited number of recipe slots on the tool, we occasionally have to delete old, unused recipes.
 
Since there are a limited number of recipe slots on the tool, we occasionally have to delete old, unused recipes.
  
Line 69: Line 153:
  
 
==SiO<sub>2</sub> Etching (Panasonic 2)==
 
==SiO<sub>2</sub> Etching (Panasonic 2)==
*[[media:Panasonic2-SiOx-Recipe.pdf|SiO<sub>2</sub> Vertical Etch Recipe - CHF<sub>3</sub> "SiOVert"]]
+
 
 +
===Recipes===
 +
 
 +
*[//wiki.nanotech.ucsb.edu/wiki/images/d/d5/Panasonic2-SiOx-Recipe.pdf SiO<sub>2</sub> Vertical Etch Recipe - CHF<sub>3</sub> "SiOVert"]
 
**Direct copy of "SiOVert" from ICP#1, [[ICP_Etching_Recipes#SiO2_Etching_.28Panasonic_1.29|see parameters there]].
 
**Direct copy of "SiOVert" from ICP#1, [[ICP_Etching_Recipes#SiO2_Etching_.28Panasonic_1.29|see parameters there]].
*[[media:33-Etching SiO2 with Vertical Side-wall.pdf|SiO<sub>2</sub> Vertical Etch Recipe#2 - CF<sub>4</sub>/CHF<sub>3</sub>]]
+
*[//wiki.nanotech.ucsb.edu/wiki/images/9/9e/33-Etching_SiO2_with_Vertical_Side-wall.pdf SiO<sub>2</sub> Vertical Etch Recipe#2 - CF<sub>4</sub>/CHF<sub>3</sub>]
*[[media:Panasonic2-ICP-Plasma-Etch-SiO2-nanoscale-rev1.pdf|SiO<sub>2</sub> Nanoscale Etch Recipe - CHF<sub>3</sub>/O<sub>2</sub>]]
+
*[//wiki.nanotech.ucsb.edu/wiki/images/1/1e/Panasonic2-ICP-Plasma-Etch-SiO2-nanoscale-rev1.pdf SiO<sub>2</sub> Nanoscale Etch Recipe - CHF<sub>3</sub>/O<sub>2</sub>]
*[https://www.nanotech.ucsb.edu/wiki/images/1/1e/05-SiO2_Nano-structure_Etch.pdf Angled SiO2 sidewall recipe]
+
 
 +
===Historical Data (SiO2 Etch, Panasonic 2)===
 +
 
 +
*[[Test Data of etching SiO2 with CHF3/CF4/O2 (using this recipe only for Fluorine etch of the underneath layer)|Test Data of etching SiO2 with CHF3/CF4/O2]]
 +
*[[Test Data of etching SiO2 with CHF3/CF4]]
 +
 
 +
===Recipe Variations===
 +
''Use these to determine how each etch parameter affects the process.''
 +
 
 +
*[https://wiki.nanotech.ucsb.edu/wiki/images/1/1e/05-SiO2_Nano-structure_Etch.pdf Angled SiO2 sidewall recipe]
  
 
==SiN<sub>x</sub> Etching (Panasonic 2)==
 
==SiN<sub>x</sub> Etching (Panasonic 2)==
*[[media:Panasonic2-ICP-Plasma-Etch-SiN-nanoscale-rev1.pdf|SiN<sub>x</sub> Nanoscale Etch Recipe - CHF<sub>3</sub>/O<sub>2</sub>]]
+
 
 +
*[//wiki.nanotech.ucsb.edu/wiki/images/0/06/Panasonic2-ICP-Plasma-Etch-SiN-nanoscale-rev1.pdf SiN<sub>x</sub> Nanoscale Etch Recipe - CHF<sub>3</sub>/O<sub>2</sub>]
  
 
==Al Etch (Panasonic 2)==
 
==Al Etch (Panasonic 2)==
*[[media:Panasonic-1-Al-Etch-RevA.pdf|Al Etch Recipes - use panasonic 1 parameters, etch rate 50% higher]]
 
  
== Al2O3 Etching (Panasonic 2) ==
+
*[https://wiki.nanotech.ucsb.edu/wiki/images/3/3b/Panasonic-1-Al-Etch-RevA.pdf Al Etch Recipes - use panasonic 1 parameters, etch rate 50% higher]
[[:Media:Brian Markman - Al2O3 ICP2 Etch Rates 2018.pdf|ALD Al2O3 Etch Rates in BCl3 Chemistry]] (click for plots of etch rate)
+
 
 +
==Al2O3 Etching (Panasonic 2)==
 +
[//wiki.nanotech.ucsb.edu/wiki/images/d/d2/Brian_Markman_-_Al2O3_ICP2_Etch_Rates_2018.pdf ALD Al2O3 Etch Rates in BCl3 Chemistry] (click for plots of etch rate)
  
 
''Contributed by Brian Markman, 2018''
 
''Contributed by Brian Markman, 2018''
* BCl3 = 30sccm
+
 
* Pressure = 0.50 Pa
+
*BCl3 = 30sccm
* ICP Source RF = 500
+
*Pressure = 0.50 Pa
* Bias RF = 50W or 250W (250W can burn PR)
+
*ICP Source RF = 500
* Cooling He Flow/Pressure = 15.0 sccm / 400 Pa
+
*Bias RF = 50W or 250W (250W can burn PR)
* Etch Rate 50W: 0.66nm/sec
+
*Cooling He Flow/Pressure = 15.0 sccm / 400 Pa
* Etch Rate 250W: 1.0 nm/sec
+
*Etch Rate 50W: 0.66nm/sec
 +
*Etch Rate 250W: 1.0 nm/sec
  
 
==GaAs Etch (Panasonic 2)==
 
==GaAs Etch (Panasonic 2)==
*[[media:16-GaAs etch-ICP-2.pdf|GaAs Etch Recipes - Panasonic 2 - Cl<sub>2</sub>N<sub>2</sub>]]
 
  
== Photoresist and ARC etching ==
+
*[//wiki.nanotech.ucsb.edu/wiki/images/f/ff/16-GaAs_etch-ICP-2.pdf GaAs Etch Recipes - Panasonic 2 - Cl<sub>2</sub>N<sub>2</sub>]
Basic recipes for etching photoresist and Anti-Reflection Coating (ARC) underlayers are as follows:
+
 
 +
==Photoresist and ARC etching (Panasonic 2)==
 +
Basic recipes for etching photoresist and Bottom Anti-Reflection Coating (BARC) underlayers are as follows:
 +
 
 +
===ARC Etching: DUV-42P or AR6===
  
=== ARC Etching: DUV-42P or AR6 ===
+
*O2 = 40 sccm // 0.5 Pa
* O2 = 40 sccm // 0.5 Pa
+
*ICP = 75W // RF = 75W
* ICP = 75W // RF = 75W
+
*45 sec for full etching of DUV-42P (same as for AR6; 2018-2019, [[Demis D. John|Demis]]/[[Brian Thibeault|BrianT]])
* 45 sec for full etching of DUV-42P (same for AR6)
 
  
=== UV6-0.8 Etching ===
+
===UV6-0.8 Etching===
 
Works very well for photoresist stripping
 
Works very well for photoresist stripping
* O2 = 40 sccm // 1.0 Pa
+
 
* ICP = 350W // RF = 100W
+
*O2 = 40 sccm // 1.0 Pa
* Etch Rate = 518.5nm / 1min
+
*ICP = 350W // RF = 100W
* 2m30sec to fully remove with ~200% overetch
+
*Etch Rate = 518.5nm / 1min (2019, [[Demis D. John|Demis]])
 +
*2m30sec to fully remove with ~200% overetch
 +
 
 +
==Ru (Ruthenium) Etch (Panasonic 2)==
 +
 
 +
*[https://wiki.nanotech.ucsb.edu/wiki/images/e/e9/194_Ru_Etch_O2%2CCl2.pdf Ru Etch] - ''[[Bill Mitchell]] 2019-09-19''
 +
**''This etch is used in the following publication:'' [[Template:Publications#Highly Selective and Vertical Etch of Silicon Dioxide using Ruthenium Films as an Etch Mask|W.J. Mitchell, "Highly Selective and Vertical Etch of Silicon Dioxide using Ruthenium Films as an Etch Mask" (JVST-A, 2021)]]
  
 
=[[ICP-Etch (Unaxis VLR)]]=
 
=[[ICP-Etch (Unaxis VLR)]]=
==GaAs-AlGaAs Etch (Unaxis VLR) ==
+
==GaAs-AlGaAs Etch (Unaxis VLR)==
*[[media:15-GaAs etch-Unaxis ICP etcher.pdf|GaAs Etch Recipe (Cl<sub>2</sub>N<sub>2</sub> 30C)]]
+
 
*[[media:14-AlAs-GR-cal etch-Unaxis ICP etcher.pdf|AlGaAs Etch Recipe (Cl<sub>2</sub>N<sub>2</sub> 30C)]]
+
*[//wiki.nanotech.ucsb.edu/wiki/images/4/4e/15-GaAs_etch-Unaxis_ICP_etcher.pdf GaAs Etch Recipe (Cl<sub>2</sub>N<sub>2</sub> 30C)]
 +
*[//wiki.nanotech.ucsb.edu/wiki/images/1/1f/14-AlAs-GR-cal_etch-Unaxis_ICP_etcher.pdf AlGaAs Etch Recipe (Cl<sub>2</sub>N<sub>2</sub> 30C)]
  
 
==InP-InGaAs-InAlAs Etch (Unaxis VLR)==
 
==InP-InGaAs-InAlAs Etch (Unaxis VLR)==
*[[media:18-InP-based etching-Cl2N2Ar.pdf|InP-based Material Etch Profile (Cl<sub>2</sub>N<sub>2</sub>Ar200C)]]
+
 
*[[media:17-InP&InGaAs etch-Cl2H2Ar-Unaxis-VLR.pdf|InP-InGaAs Etch Profile (Cl<sub>2</sub>H<sub>2</sub>Ar 200C)]]
+
*[//wiki.nanotech.ucsb.edu/wiki/images/9/90/18-InP-based_etching-Cl2N2Ar.pdf InP-based Material Etch Profile (Cl<sub>2</sub>N<sub>2</sub>Ar200C)]
*[[media:SiO2-Mask Etch Recipe for Unaxis Cl2 Etch.pdf|Recipe of Etching SiO<sub>2</sub> Mask for Cl<sub>2</sub> Etch (ICP#2)]]
+
*[//wiki.nanotech.ucsb.edu/wiki/images/a/ad/17-InP%26InGaAs_etch-Cl2H2Ar-Unaxis-VLR.pdf InP-InGaAs Etch Profile (Cl<sub>2</sub>H<sub>2</sub>Ar 200C)]
*[[InP Etch Test Result in Details|InP Etch Historical Data (Cl<sub>2</sub>H<sub>2</sub>Ar 200C)]]  
+
*[//wiki.nanotech.ucsb.edu/wiki/images/6/6e/SiO2-Mask_Etch_Recipe_for_Unaxis_Cl2_Etch.pdf Recipe of Etching SiO<sub>2</sub> Mask for Cl<sub>2</sub> Etch (ICP#2)]
 +
*[[InP Etch Test Result in Details|InP Etch Historical Data (Cl<sub>2</sub>H<sub>2</sub>Ar 200C)]]
 
*[[InP Etch Rate and Selectivity (InP/SiO2)|InP Etch Test]]
 
*[[InP Etch Rate and Selectivity (InP/SiO2)|InP Etch Test]]
*[[media:Lower-Etch-Rate InP Etch using Unaxis PM1 tool at 200 C.pdf|Lower etch-rate InP Etch (Cl<sub>2</sub>N<sub>2</sub> 200C)]]
+
*[//wiki.nanotech.ucsb.edu/wiki/images/a/ac/Lower-Etch-Rate_InP_Etch_using_Unaxis_PM1_tool_at_200_C.pdf Lower etch-rate InP Etch (Cl<sub>2</sub>N<sub>2</sub> 200C)]
  
 
==GaN Etch (Unaxis VLR)==
 
==GaN Etch (Unaxis VLR)==
*[[media:09-Plasma Etching of GaN-UnaxisPM1.pdf|GaN Etch Recipe (Cl<sub>2</sub>BCl<sub>3</sub>N<sub>2</sub>Ar 85C)]]
+
 
 +
*[//wiki.nanotech.ucsb.edu/wiki/images/d/df/09-Plasma_Etching_of_GaN-UnaxisPM1.pdf GaN Etch Recipe (Cl<sub>2</sub>BCl<sub>3</sub>N<sub>2</sub>Ar 85C)]
  
 
==GaSb Etch (Unaxis VLR)==
 
==GaSb Etch (Unaxis VLR)==
  
 +
=[[Oxford ICP Etcher (PlasmaPro 100 Cobra)]]=
 +
 +
==InP Ridge Etch (Oxford ICP Etcher)==
 +
InP etches were characterized with '''no''' mounting adhesive used, 1/4-wafer of 50mm wafer placed on blank Silicon carriers (rough side up).
 +
 +
===Low-Temp (60°C) Process===
 +
 +
*[[Media:Oxford Etcher - InP Ridge Etch using Oxford PlasmaPro 100 Cobra - 2021-09-08.pdf|Low-Temp InP Ridge Etch Characterization]] - ''Ning Cao, 2021-09-08''
 +
**Bulk InP etches, no mounting adhesive, pieces on blank Silicon carrier
 +
*[[Oxford Etcher - InP Ridge Etch Traveler|InP Ridge Process - Basic Traveler]]
 +
 +
==InP Grating Etch (Oxford ICP Etcher)==
 +
InP/InGaAsP etches were characterized with '''no''' mounting adhesive used, 1/4-wafer of 50mm wafer placed on Silicon carriers (rough side up).
 +
 +
*[[Media:Oxford Etcher - InP Grating Etch at 20 C - Oxford Cobra 300 2021-08-26.pdf|InP/InGaAsP Grating Etch Characterization]] - ''Ning Cao, 2021-08-26''
 +
*[[Oxford Etcher - InP//InGaAsP Grating Traveler|InP//InGaAsP Grating - Basic Traveler]]
  
 
=[[Si Deep RIE (PlasmaTherm/Bosch Etch)]]=
 
=[[Si Deep RIE (PlasmaTherm/Bosch Etch)]]=
Line 136: Line 262:
  
 
==Bosch and Release Etch (Si Deep RIE)==
 
==Bosch and Release Etch (Si Deep RIE)==
*[[media:10-Si Etch Bosch Release DRIE.pdf|Bosch and Release Processes]]
+
 
 +
*[//wiki.nanotech.ucsb.edu/wiki/images/0/02/10-Si_Etch_Bosch_Release_DRIE.pdf Bosch and Release Processes]
 
**Ideal for deep (>>1µm), vertical etching of Silicon. Through-wafer etches are possible (requires carrier wafer).
 
**Ideal for deep (>>1µm), vertical etching of Silicon. Through-wafer etches are possible (requires carrier wafer).
**Etch rate depends on area of exposed silicon being etched.  
+
**Etch rate depends on area of exposed silicon being etched.
 
**Al<sub>2</sub>O<sub>3</sub> mask (ALD or Sputter) has >9000:1 selectivity
 
**Al<sub>2</sub>O<sub>3</sub> mask (ALD or Sputter) has >9000:1 selectivity
 
**SiO<sub>2</sub> (PECVD) mask has ~100:1 selectivity
 
**SiO<sub>2</sub> (PECVD) mask has ~100:1 selectivity
 
**Thermal SiO<sub>2</sub> has ~300:1 selectivity.
 
**Thermal SiO<sub>2</sub> has ~300:1 selectivity.
 +
 
==Single-step Si Etching (not Bosch Process!) (Si Deep RIE)==
 
==Single-step Si Etching (not Bosch Process!) (Si Deep RIE)==
*[[media:10-Si_Etch_using_DRIE_(single-step).pdf|Single-step Si Vertical Etch Recipe - SF<sub>6</sub>-C<sub>4</sub>F<sub>8</sub>-Ar]]
+
 
 +
*[//wiki.nanotech.ucsb.edu/wiki/images/d/d2/10-Si_Etch_using_DRIE_%28single-step%29.pdf Single-step Si Vertical Etch Recipe - SF<sub>6</sub>-C<sub>4</sub>F<sub>8</sub>-Ar]

Revision as of 13:01, 8 October 2021

Back to Dry Etching Recipes.

DSEIII_(PlasmaTherm/Deep_Silicon_Etcher)

Edge-Bead Removal

Make sure to remove photoresist from edges of wafer, or PR may stick to the top-side wafer clamp and destroy your wafer during unload!

High Rate Bosch Etch (DSEIII)

  • Bosch Process Recipe and Characterization - Standard recipe on the tool.
    • Recipe Name: "Plasma-Therm Standard DSE" (Production - copy to your Personal category)
    • Standard Bosch Process for high aspect-ratio, high-selectivity Silicon etching.
    • Cycles between polymer deposition "Dep" / Polymer etch "Etch A" / Si etch "Etch B" steps. Step Times gives fine control.
      • To reduce roughening/grassing (black silicon), reduce Dep step time by ~20%.
    • Patterns with different etched areas will have different "optimal" parameters.
    • Approx Selectivity to Photoresist: 60-80 or better. Larger open area, lower selectivity and lower etch rate.

Single-Step Low Etch Rate Smooth Sidewall Process (DSEIII)

PlasmaTherm/SLR Fluorine Etcher

Si Etching (Fluorine ICP Etcher)

  • SiVertHF - Si Vertical Etch using C4F8/SF6/CF4 and resist mask
    • Etch Rates: Si ≈ 300-350 nm/min; SiO2 ≈ 30-35 nm/min
    • 89-90 degree etch angle, ie, vertical.
    • Due to high selectivity against SiO2, it may be necessary to run a ~10sec 50W SiO2 etch (below) to remove native oxide on Si. This can be performed in situ before the Si etch.

SiO2 Etching (Fluorine ICP Etcher)

  • SiO2 Etching using Ruthenium Hardmask - Full Process Traveler
    • Ning Cao & Bill Mitchell, 2019-06
    • High-selectivity and deep etching using sputtered Ru hardmask and I-Line litho.
    • Chemistry: CHF3/CF4
    • Variations in SiO2 etch Bias Power: 50 / 200 / 400W bias.
    • Ru etch selectivity to PR: 0.18 (less than 1): 150nm Ru / 800nm PR
    • 200W Bias:
      • SiO2 selectivity to Ru: 38
      • SiO2 etch rate: 471nm/min
    • 50W Bias:
      • Higher selectivity to photoresist: TBD
      • SiO2 selectivity to Ru: 36
      • SiO2 etch rate: 263nm/min
    • This etch is detailed in the following article: W.J. Mitchell et al., JVST-A, May 2021

Photoresist & ARC (Fluorine ICP Etcher)

Chain multiple Recipes in a Flow, to allow you to to do in situ BARC etching, and follow up with in situ Photoresist Strip.

PR/BARC Etch (Fluorine ICP Etcher)

  • Etching DUV42P-6 Bottom Anti-Reflection Coating
    • ~60nm thick (2500krpm)
    • O2=20sccm / 10mT / RF1(bias)=100W / RF2(icp)=0W
    • 1min

Photoresist Strip/Polymer Removal (Fluorine ICP Etcher)

    • O2=100sccm / 5mT / RF1(bias)=10W / RF2(icp)=825W
    • Use laser monitor to check for complete removal, overetch to remove Fluorocarbon polymers.

Historical Data (Fluorine ICP Etcher)

SiO2 Etch Historical Data

Cleaning Procedures (Fluorine ICP Etcher)

To Be Added

ICP Etch 1 (Panasonic E626I)

SiO2 Etching (Panasonic 1)

Recipes

Historical Data (SiO2, Panasonic 1)

Recipe Variations

Use these to determine how each etch parameter affects the process.

SiNx Etching (Panasonic 1)

Al Etch (Panasonic 1)

Cr Etch (Panasonic 1)

Ta Etch (Panasonic 1)

Ti Etch (Panasonic 1)

W-TiW Etch (Panasonic 1)

GaAs-AlGaAs Etch (Panasonic 1)

GaN Etch (Panasonic 1)

Photoresist and ARC Etching (Panasonic 1)

Please see the recipes for Panasonic ICP#2 - the same recipes apply.

Etching of DUV42P at standard spin/bake parameters also completes in 45 seconds.

SiC Etch (Panasonic 1)

Sapphire Etch (Panasonic 1)

Old Deleted Recipes

Since there are a limited number of recipe slots on the tool, we occasionally have to delete old, unused recipes.

If you need to free up a recipe slot, please contact Don and he'll help you find an old recipe to replace. We take photographs of old recipes, and save them in case a group needs to revive the recipe. Contact us if your old recipe went missing.

ICP Etch 2 (Panasonic E640)

Recipes starting points for materials without processes listed can be obtained from Panasonic1 recipe files. The chambers are slightly different, but essentially the same, requiring only small program changes to obtain similar results.

SiO2 Etching (Panasonic 2)

Recipes

Historical Data (SiO2 Etch, Panasonic 2)

Recipe Variations

Use these to determine how each etch parameter affects the process.

SiNx Etching (Panasonic 2)

Al Etch (Panasonic 2)

Al2O3 Etching (Panasonic 2)

ALD Al2O3 Etch Rates in BCl3 Chemistry (click for plots of etch rate)

Contributed by Brian Markman, 2018

  • BCl3 = 30sccm
  • Pressure = 0.50 Pa
  • ICP Source RF = 500
  • Bias RF = 50W or 250W (250W can burn PR)
  • Cooling He Flow/Pressure = 15.0 sccm / 400 Pa
  • Etch Rate 50W: 0.66nm/sec
  • Etch Rate 250W: 1.0 nm/sec

GaAs Etch (Panasonic 2)

Photoresist and ARC etching (Panasonic 2)

Basic recipes for etching photoresist and Bottom Anti-Reflection Coating (BARC) underlayers are as follows:

ARC Etching: DUV-42P or AR6

  • O2 = 40 sccm // 0.5 Pa
  • ICP = 75W // RF = 75W
  • 45 sec for full etching of DUV-42P (same as for AR6; 2018-2019, Demis/BrianT)

UV6-0.8 Etching

Works very well for photoresist stripping

  • O2 = 40 sccm // 1.0 Pa
  • ICP = 350W // RF = 100W
  • Etch Rate = 518.5nm / 1min (2019, Demis)
  • 2m30sec to fully remove with ~200% overetch

Ru (Ruthenium) Etch (Panasonic 2)

ICP-Etch (Unaxis VLR)

GaAs-AlGaAs Etch (Unaxis VLR)

InP-InGaAs-InAlAs Etch (Unaxis VLR)

GaN Etch (Unaxis VLR)

GaSb Etch (Unaxis VLR)

Oxford ICP Etcher (PlasmaPro 100 Cobra)

InP Ridge Etch (Oxford ICP Etcher)

InP etches were characterized with no mounting adhesive used, 1/4-wafer of 50mm wafer placed on blank Silicon carriers (rough side up).

Low-Temp (60°C) Process

InP Grating Etch (Oxford ICP Etcher)

InP/InGaAsP etches were characterized with no mounting adhesive used, 1/4-wafer of 50mm wafer placed on Silicon carriers (rough side up).

Si Deep RIE (PlasmaTherm/Bosch Etch)

This tool does not exist in this configuration any more, so these recipes are for Reference purposes Only!!!
The machine was upgraded to be the new Plasma-Therm Fluorine ICP Etcher - the chamber configuration is now different, making these recipes invalid.
For Deep Silicon Etching, the Plasma-Therm DSE-iii is often used.  Some single-step Silicon etching is still performed on the SLR Fluorine ICP, due to the slower etch rate.

Bosch and Release Etch (Si Deep RIE)

  • Bosch and Release Processes
    • Ideal for deep (>>1µm), vertical etching of Silicon. Through-wafer etches are possible (requires carrier wafer).
    • Etch rate depends on area of exposed silicon being etched.
    • Al2O3 mask (ALD or Sputter) has >9000:1 selectivity
    • SiO2 (PECVD) mask has ~100:1 selectivity
    • Thermal SiO2 has ~300:1 selectivity.

Single-step Si Etching (not Bosch Process!) (Si Deep RIE)