



SPR955CM-0.9

Standard Recipe
With CEM Top Layer
Small Contact Holes
Silicon Wafer

Standard Recipe



HMDS

3000rpm/30"


95 C/ 60" Soft-Bake

Expose 1.1", Focus Offset 0 (optimum)


110 C/ 60" PEB

MF701 60" Develop




DOF Isolated Lines target 0.45



DOF Isolated Spaces target 0.55




With CEM top layer




HMDS
3000rpm/30"
95 C/ 60" Soft-Bake
CEM365iS 5000rpm/30"
Expose 2.2", Focus Offset -10 (optimum)
DI Rinse
110 C/ 60" PEB
MF701 60" Develop


$F=-4$




$F=0$




$F=+4$




DOF Isolated Spaces target 0.35



DOF Isolated Spaces target 0.45



Small Contact Holes (on SiO₂ film)



HMDS
3000rpm/30"
95 C/ 60" Soft-Bake
Expose 3.0", Focus Offset 4 (optimum)
110 C/ 60" PEB
MF701 60" Develop